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ABSTRACT
The aim of this presentation is to demonstrate a scalable, modular,
refinable methodology to design, assess and improve the trustability
of an existing (20 years old), large (500k lines of C), open source
(Eclipse/Polarsys IWG project POP) code generation suite using
off-the-shelf, open-source, SAT/SMT verification tools (Yices),
by adapting and optimizing the translation validation principle
introduced by Pnueli et al. in 1998. This methodology results from
the ANR project VERISYNC, in which we aimed at revisiting
Pnueli’s seminal work on translation validation using off-the-shelf,
up-to-date, verification technology. In face of the enormous task at
hand, the verification of a compiler infrastructure comprising around
500 000 lines of C code, we devised to narrow down and isolate the
problem to the very data-structures manipulated by the infrastructure
at the successive steps of code generation, in order to both optimize
the whole verification process and make the implementation of
a working prototype at all doable. Our presentation outlines the
successive steps of this endeavour, from clock synthesis, static
scheduling to target code production.
1. INTRODUCTION
Synchronous programming languages like Signal, Lustre and Es-
terel propose a formal semantic framework to give high-level spec-
ification of safety-critical software in automotive and avionics sys-
tems [2, 14, 15, 17]. Safety-critical systems are those systems whose
failure could result in loss of life, or damage to the environment.
They need to be validated to ensure that their specified safety prop-
erties are implemented correctly. Software validation is traditionally
done by using testing techniques which, in the case of safety-critical
systems, is not sufficient [19]. Since synchronous languages are
based on formal semantic models, they provide much higher level of
abstraction, expressivity, and clarity at source level rather than once
compiled into C code. That makes the application of formal methods
much simpler to enforce safety properties. However, a synchronous
compiler is still a large and complex program which often consists
of hundreds of thousands lines of code, divided into numerous pack-
ages. Moreover, compiler modules often interact in sophisticated
ways, and the design and implementation of a compiler are sub-
stantial engineering tasks. The compilation process involves many
analyzes, program transformations and optimizations, some may
introduce additional information or constrain the compiled program,
some may refine its meaning and specialize its behavior to meet
a specific safety or optimization goal, and all these compile-time
decisions should additionally be traced.
2. STATE OF THE ART
Proving the correctness of a compiler can be based on the exami-
nation of the developed compiler’s source code itself, meaning that
a qualification process applies on the development of the compiler,
the source of the compiler, and/or the compiler’s output. Qualifying
a compiler is rare because of the tremendous administrative effort
involved. Qualification amounts to demonstrate compliance with
all recommendations and objectives specified in the certification
standards for safety-critical softwares: Do-178C and its European
equivalent Ed-12 [31]. Although Do-178 has been successful in
industry, the cost of complying with it is significant: the activities on
verification it incurs may well cost seven times more than the devel-
opment effort needed [30]. A more traditional method is therefore
to solely inspect or formally verify the compiler’s output. This task
requires less unitary effort, but has to be repeated every time target
code is generated. For instance, Astre´e [1] [3] is a special-purpose
static program analyzer based on abstract interpretation to verify
the absence of run time errors in the C code generated from Scade
programs. One last resort is to formally verify the correctness of the
compiler itself. Certifying compilation [20] attests that the gener-
ated object code satisfies the properties established on the source
program by generating concrete evidences along the compilation
into object code. Systematic compiler verification techniques use
formal methods. For the purpose of compiler verification, there are
two approaches to prove the software correctness.
Formal compiler verification consists of specifying the behavior
of the compiler in a formal specification language and build a proof
that the compiler satisfies behavioral equivalence or refinement.
Formal verification can be done through many approaches. One
such approach is deductive verification. It consists of providing
deductive proofs that a system behaves in a certain way that is
described in the specification, with the aid of either interactive
theorem provers (such as Hol [13], Isabelle [16], or Coq [9]), or
an automated theorem prover. Another approach is model checking
[6, 29]. It involves building an abstract model of the system and
ensure it complies with specified requirements by exploring all its
accessible states. Requirements are represented in temporal logics,
such as Linear Temporal Logic (Ltl) or Computational Tree Logic
(Ctl) and verification produces a confirmation that the system model
conforms to requirements or a counterexample that can be used to
locate and eliminate an error. Some techniques can be used to deal
with the state explosion problem including abstract interpretation,
symbolic simulation and abstract refinement [10]. A variant of model
checking, Bounded model checking (Bmc) [5], encodes the fact that
potential executions of the system model do not conform to the
specification in incremental fashion as propositional satisfiability
formulas. The bounded number of evaluation steps is increased
as long as the resulting propositional formula is satisfiable. Then
a concrete counterexample can be extracted as a trace of system
states leading to an error state in the system model. Inductive
reasoning can also be used to prove that a system conforms its
specification. Advances in Satisfiability Modulo Theories (Smt) have
been useful for checking systems inductively. With SMT solvers,
systems can be modelled efficiently, require fewer limitations to
represent specifications and meet significant performances.
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Figure 1 The translation validation for the Signal compiler
Translation validation was introduced by Pnueli et al. in [27] as
an approach to verify the correctness of translators (compilers, code
generators). The main idea of translation validation is that instead
of proving the correctness of a compiler, each of its individual trans-
lations (e.g., run of the code generator) is followed by a validation
phase to check that the target program correctly implements the
source specification. A translation validator consists of two objects:
• The Model builder is a simple module that formally represents
the semantics of the source and target programs of the translator
(e.g., labeled transition system, first-order logic formula).
• The Analyzer formalizes correctness as a refinement relation
between the models of the source and target of the validator. The
analyzer provides an automated proof method on the existence
of the refinement between the formal models. If the analyzer
succeeds, a proof script is created. If it doesn’t, it generates a
counter example, which can be decompiled to help spot the error.
Translation validation does not modify or instrument the compiler.
It treats it as a “black box” (as long as there is no error in it). It only
considers the input program and its compiled result. Hence, it is
not affected by updates and modifications to the compiler, as long
as its data-structures remain the same. In general, the validator is
much simpler and smaller than the compiler itself. Thus, the proof of
correctness of the validator takes less effort than that of the compiler.
Plus, verification is fully automated and scales to large programs.
3. SCALABLE TRANSLATION VALIDATION
Our approach is to scale translation validation not only in a modular
fashion, by decomposing the problem into the successive transforma-
tions performed by the compiler on the intermediate representation
of a program [22], but by narrowing it further to the actual data-
structure that are being used to represent the transformation problem
and the actual algorithmic operations performed on it. In all cases,
we show that translation validation is amenable to simple SAT/SMT
verification (the semantic inclusion of one data-structure into an-
other) instead of the more general problem of simulation-based
conformance-checking of the transformed program w.r.t. the input
specification [23–25]. In the case of the synchronous data-flow lan-
guage Signal, a 500k-lines big code generation infrastructure, the
compilation process can be divided into three phases depicted in
Figure 1 (top row). A source Signal program is the synchronous com-
position of discrete equations on signals, e.g. x :“ y` 1 | y “ x$1
defines x by y ` 1 at all times and y by the value of x delayed
by 1 evaluation tick: its previous value. Its compilation may be
seen as a sequence of morphisms that refine and rewrite the source
specification with information gained from analysis. C or Java code
production is performed on ultimately transformed program, e.g.,
y “ x; x :“ y` 1.
• Clock calculation. This stage determines the clock of all signals
in the program and defines a Boolean abstraction of the program.
The clock of a signal defines when the value of the signal shall
be evaluated.
• Static scheduling. Based on the clock information and the
Boolean abstraction obtained at the first stage, the compiler
constructs a Conditional Dependency Graph (Cdg), which rep-
resents the schedule of signals’ evaluations.
• Code generation. Sequential C or Java code is directly generated
from the structure of the clocked and scheduled Signal program.
A proof of semantic-preservation can be decomposed into the
preservation of clock semantics at the clock calculation phase and
that of data dependencies at the static scheduling phase. Value-
equivalence of variables can be then checked at the code generation
phase. Figure 1 shows the integration of this verification framework
into the compilation process of the Signal compiler. For each phase,
the validator takes the source program and its compiled counterpart,
and constructs the corresponding formal model of the program.
Then, it checks the existence of the refinement relation to prove
semantic-preservation.
3.1 Preservation of clock models [24]
The first verification stage focuses on proving that all clock relations
associated with signals in the source and transformed program
are equivalent. A clock model is a first-order logic formula that
characterizes the presence/absence status of all signals at all times
in a Signal program. Given two clock models, a clock refinement
relation is defined to express the semantic preservation of clock
semantics. The existence of a clock refinement is defined as a
satisfiability problem which is automatically and efficiently proved
by an Smt solver.
Example Consider the Signal program DEC which counts through
the output N from the value of input FB to 1, ZN := N$1 init 1
defined ZN as the previous value of N, N := FB default (ZN-1)
assigns FB to N when the input FB is present, and ZN-1 otherwise,
FB ^= when (ZN<=1) synchronizes FB to the condition (ZN<=1).
The clock model of the source program is:
ΦpDECq “
pxFB ô yZN1 ^ ĄZN1q
^pyZN1 ô yv1ă“ ô xZNq ^ pyZN1 ñ pĄZN1 “ Ąv1ă“qq
^pxZN ô pNq ^ pxZN ñ pĂZN “ m.N ^ m.N1 “ N˜qq ^ pm.N0 “ 1q
^ppNôxFB_yZN2q^ppNñppxFB^N˜“FBq_p xFB^N˜“ĄZN2qqq
^pyZN2 ô xv1´ ô xZNq ^ pyZN2 ñ pĄZN2 “ Ăv1´qq
Terms xˆ, resp. x˜, represent the clock resp. value of a signal x.
The model of the transformed program DEC’ is twice as large.
Checking it a correct refinement amounts to establish a variable
mapping yXDECzyXIO “ αpzXDEC1zyXIOq between DEC and DEC’ and
delegate the checking validity of the formula pΦpDEC1q^yXDECzyXIO “
αp {XDEC_BASIC_TRAzyXIOq ñ ΦpDECqq, named ϕ, to the Smt solver
under the logical context defined by the variable mapping and the
following assertions:
pĂZN“ĄZNc^1“1qñ´pĄv1ă““Ąv1că“q ^ pĂv1´“Ăv1c´q¯
3.2 Preservation of data dependency [25]
The goal of this stage is to prove that the existence of a data
dependency between two signals in the source specification is a
property preserved by the target program which, in addition, makes
a sequential schedule of computations explicit. Along the way, the
validator further checks the target program deadlock-free. Data
dependencies among signals are represented by a Synchronous
Data-flow Dependency Graph (Sddg). An Sddg is a labeled directed
graph in which node are signals and clocks and edges represent
dependencies between nodes. Edge are labeled by clocks. An edge
clock tells when the dependency is effective: when its clock is
present. The correctness of a schedule is formalized as a dependency
refinement relation between the source and target Sddgs. It is
implemented by Smt-checking the existence of the refinement
relation.
Example The Sddgs of DEC and the scheduled DEC’ are the
following
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graph are encoded as the first-order formulas given as follows.
dZN1=dZN2= cZN = bNcFB=dZN1^gZN1bN = cFB_dZN2
cFB
FB
N
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cFB ¬cFB^dZN2
cFB
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cFB
cFB
Fig. 5.5 The SDDG of DEC
5.3 Translation validation of SDDG
In this section, we adopt the translation validation approach to prove the correctness of the
compiler in the static scheduling phase of the compilation process. Given two SDDGs, we
first formalize the notion of “correct implementation” as a dependency refinement relation.
This refinement expresses the semantic preservation of data dependencies. Then, we pro-
pose a method to implement our verification framework by the use of a SMT solver for
checking the existence of the above refinement relation.
5.3.1 Definition of correct implementation: Dependency refinement
Let SDDG(A) = hNA,EA, IA,OA,CA,mNA ,mEAi and SDDG(C) = hNC,EC, IC,OC,CC,mNC ,mECi,
to which we refer respectively as the data dependency representations of the source program
and its transformed counterpart produced by the SIGNAL compiler. Let x and y be two sig-
nals in both programs A and C. A dependency path from the signal x to the signal y in
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6 | C_CLK_12 := not (ZN <= 1)
7 |)
8 |)
In the first step, we shall construct the synchronous data-flow dependency graphs which
are depicted in Figure 5.5 and Figure 5.7. Two fresh variables FB1 and ZN3 are used
to replace the expressions FB when C_FB and ZN2 when C_CLK_12. We omit the de-
pendencies among the signals FB,cFB,C_FBc and \C_FBc in the graph of the program
DEC_SEQ_TRA.
FB
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Fig. 5.7 The SDDG of DEC_SEQ_TRA
In the second step, checking formula construction, our tool will establish the variable
mappingdXDEC \dXIO = a( \XDEC_BASIC_TRA \dXIO) as in Section 4.4.5.1. Next, it finds all depen-
dency paths from the signal FB to the signal N, and the cycles in the graphs SDDG(DEC) and
SDDG(DEC_SEQ_TRA) to generate the formulas for checking the dependency refinement. In
this example, we get the following formula:
cFB) ([FB1c^[FB1c)
In the third step, we delegate the checking validity of the formula to YICES solver. We
get unsat when checking the satisfiability of ¬(cFB) ([FB1c ^[FB1c)), which means the
formula is valid. Therefore, we can conclude that SDDG(DEC_SEQ_TRA) vdep SDDG(DEC)
Checking formula construction establishes the variable mapping
much like for clock models. Next, it amounts to finding all cycles and
dependency paths from FB to N to generate the formulas for checking
he dependency refi ement, the validity of which is delegated to the
Yices solver. xFB ñ pzFB1c ^ zFB1 q
3.3 Value-equivalence of variables [23]
This stage focuses on proving that every output signal in the source
program and the corresponding variable in the generated C program
are assigned the same values at all times. The defining equation of
a signals and its C translation are represented by a shared value-
graphs, called Synchronous Data-flow Value-Graph (Sdvg). To prove
that a signal and a variable have the same value with an Sdvg, we
just need to check that they are represented by the same sub-graph,
meaning that they point to the same graph node.
Example The code generated from DEC consists of the following
step function (left). The value graphs of DEC and DEC_step are
constructed and composed (right).
logical DEC_step() {
C_FB = N <= 1;
if (C_FB)
if (!r_DEC_FB(&FB))
return FALSE;
if (C_FB) N = FB;
else N = N - 1;
w_DEC_N(N);
DEC_step_finalize();
return TRUE;
}
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In the first step, we shall compute the shared value-graph for both programs to represent
the computation of all signals and their corresponding variables. This graph is depicted in
Figure 6.34.
Listing 6.11 Generated C code of DEC
1 EXTERN logical DEC_step ()
2 {
3 C_FB = N <= 1;
4 if (C_FB)
5 {
6 if (! r_DEC_FB (&FB)) return FALSE;
7 }
8 if (C_FB) N = FB; else N = N - 1;
9 w_DEC_N(N);
10 DEC_step_finalize ();
11 r turn TRUE;
12 }
{Nˆ,cZN} _
{cFB} ^
<=
{fZN}gm.N 1
{N} f
{N˜} f
fFB  
?
{ZN} f {FB} fm.Nc
{C_FBc} <=
{Nc,fNc} f
gFBc
{FBc} f
 
Fig. 6.34 The shared value-graph of DEC and DEC_step
Note that in the C program, the variable Nc (“c” is added as superscript for the C program
variables, to distinguish them from the signals in the SIGNAL program) is always updated
(line (8)). In lines (3) and (8), the references to the variable Nc are the references to the last
value of Nc denoted by m.Nc. The variable FBc which corresponds to the input signal FB
is updated only when the variableC_FBc is true.
The shared Sdvg are then normalized by employing a series of
rewriting rules to merge nodes ref ring to the s m value. This
yields the following graph, proving that the generated step function
conforms its specific ti n
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{gm.N,ZN,fZN} m.Nc
{C_FBc,cFB} <=
1
{Nc,fNc,N, eN} f
{gFBc} fFB   ?
{FBc,FB} f
Fig. 6.36 The final normalized graph of DEC and DEC_step
conclude that the output signal N and its corresponding variable Nc is equivalent since they
point to the same node in the final normalized graph.
6.5 Discussion
There is a wide range of works for value-graph representations of expression evaluations
in a program. For example, in [? ], Weise et al. present a nice summary of the various
types of value-graph. In our context, the value-graph is used to represent the computation
of variables in both source program and its generated C code and identical structures are
shared. We believe that this representation will reduce the required storage and make the
normalizing process more efficient. Another remark is that the calculation of clocks as well
as the special value, the absent value, are also represented in the shared graph.
Another related work which adopts the translation validation approach in verification of
optimizations, Tristan et al. [? ], recently proposed a framework for translation validation
of LLVM optimizer. For a function and its optimized counterpart, they compute a shared
value-graph. The graph is normalized (the graph is reduced). After the normalizing, if the
outputs of two functions are represented by the same sub-graph, they can safely conclude
that both functions are equivalent.
On the other hand, Tate et al. [? ] proposed a framework for translation validation.
Given a function in the input program and the corresponding optimized version of the func-
tion in the output program, they compute two value-graphs to represent the computations of
the variables. Then they transform the graph by adding equivalent terms through a process
called equality saturation. After the saturation, if both value-graphs are the same, they can
conclude that the return value of two given functions are the same. However, for the trans-
lation validation purpose, our normalization process is more efficient and scalable since we
4. RELATEDWORKS
T e notion of translation validati was introduced in [27, 28] by
Pnueli et al., using a sy bolic model of Synchronous Transition
Systems (Sts) to represent both source and target programs. An Sts is
a set of logic formulas which describes the functional and temporal
constraints of the whole program and its generated C code. Bdds
[4] implement the symbolic Sts models. Our approach improves
over standard translation validation by explicitly capturing the clock
semantics in the model, which also results in much smaller models.
Another related work is the static analysis of Signal programs
for efficient code generation [12], where linear relations among
clocks and values are represented by first-order logic formulas
with the help of numerical interval abstraction techniques. The
objective is to make ge erated code more fficien by detecting
and removing the dead-code segments (e.g., segment of code to
compute a data-flow which is always absent). They determine the
existence of empty clocks, mutual exclusion of two or more clocks,
or clock inclusions, by reasoning on the formal model using an Smt
solver. Related works have also adopted the translation validation
approach in verification of transformations, and optimizations. In
[21], the translation validation is used to verify s veral common
optimizations such as common subexpression elimination, register
allocation, and loop inversion. The validator checks the existence of
a simulation relation between two programs. Leroy et al. [7, 18] used
this technique to develop the CompCert high-assurance C compiler.
The programs before and after the transformations and optimizations
of the compiler are represented in a common intermediate form,
then the preservation of semantics is checked by using sy bolic
execution i the proof assistant Coq. Tristan et al. [32] recently
proposed a framework for translation validation of Llvm optimizer.
For a function and its optimized counterpart, they compute a shared
value-graph. The graph is normalized. If the outputs of two functions
are represented by the same sub-graph, they can safely conclude that
two functions are equivalent. We believe that our approach is more
modular and efficient in both design time, space and time than these
based on proof automation and simulation relations: by reducing
each of the translation steps to these of the very data-structures
subject to refinements (the clock hierarchy, the data-flow graph, the
value graphs) considerably reduces the size of the refinement or
simulation problem to solve, and that using off-the-shelf verifiers
like Z3, Yices, SMTLib guarantees both speed and correctness.
5. CONCLUSION
We have presented a technique based on Smt solving to prove
the preservation of clock semantics during the compilation of a
synchronous data-flow compiler. Our approach focuses on the
transformations performed by the compiler using the simplest
structures to represent them: SAT/SMT formulas represent the
refinement of clock models and the reinforcement of data-flow
graphs, value graphs are used to represent the production of target
code patterns from and a specification’s syntax tree. This reduces
the whole process of proving a refinement relation between the
source specification and the generated code to a couple of SMT SAT-
checking on formulas of minimal size, and to a symbolic rewriting
on a reduced graph to check value equivalence. Our validator does
not modify or instrument the compiler. It treats it as a “black box”
(as long as there is no error in it). It only considers an input program
and its transformed result. Hence, it is not affected by an update
an modification made to this or that compilation stage, as long as
its principle and data-structure remains the same. The validator
is much simpler and smaller than the compiler itself. Proving its
correctness (the model builder, the verifier) would take a lot less
effort than for the compiler as well. Verification is fully automated
and scales to large programs very well by employing state-of-the-
art verification tools and by minimizing the representation of the
problem to solve. For that purpose, we represent the desired program
semantics using a scalable abstraction and we use efficient Smt
libraries [11] to achieve the expected goals: traceability and formal
evidence. We believe that this approach provides a, both technically
and economically, attractive alternative to developing a certified
compiler. The individual modules designed in the context of this
project are being integrated in the open-source environment of the
Eclipse project POP with the Polarsys Industry Working Group [26].
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